

JPW

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT (Under 37 CFR 1.97(b) or 1.97(c))		Docket No. BUR920040075US1	
In Re Application Of: IEEE et al. Foreman et al.			
Serial No. 10/709,361	Filing Date 04/29/2004	Examiner Unassigned	Group Art Unit Unassigned
Title: METHOD AND SYSTEM FOR EVALUATING TIMING IN AN INTEGRATED CIRCUIT			
<p>Address to:</p> <p>Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450</p> <p>37 CFR 1.97(b)</p> <p>1. <input checked="" type="checkbox"/> The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.</p> <p>37 CFR 1.97(c)</p> <p>2. <input type="checkbox"/> The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:</p> <p style="margin-left: 40px;"><input type="checkbox"/> the statement specified in 37 CFR 1.97(e);</p> <p style="text-align: center; margin: 10px 0;">OR</p> <p style="margin-left: 40px;"><input type="checkbox"/> the fee set forth in 37 CFR 1.17(p).</p>			

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT
(Under 37 CFR 1.97(b) or 1.97(c))

Docket No.
BUR920040075US1

In Re Application: **Eric L. Foreman et al.**

Serial No.

10/709,361

Filing Date

04/29/2004

Examiner

Unassigned

Group Art Unit

Unassigned

METHOD AND SYSTEM FOR EVALUATING TIMING IN AN INTEGRATED CIRCUIT

Payment of Fee

(Only complete if Applicant elects to pay the fee set forth in 37 CFR 1.17(p))

- ☐ A check in the amount of _____ is attached.
- ☒ The Director is hereby authorized to charge and credit Deposit Account No. **09-0456**
as described below.
- ☐ Charge the amount of _____
- ☒ Credit any overpayment.
- ☒ Charge any additional fee required.

Certificate of Transmission by Facsimile*

I certify that this document and authorization to charge deposit account is being facsimile transmitted to the United States Patent and Trademark Office (F:

(Date)

Signature

Typed or Printed Name of Person Signing Certificate

Certificate of Mailing by First Class Mail

I certify that this document and fee is being deposited on **05/12/04** with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Signature of Person Mailing Correspondence

C. Mueller

Typed or Printed Name of Person Mailing Certificate

*This certificate may only be used if paying by deposit account.

Signature

Richard M. Kotulak, Reg. #27712

IP Law Department, 972E

IBM Corporation

1000 River Street


Essex Junction, VT 05452

Telephone: 802-769-4457

Dated: **5/10/04**

CC:

DOCKET NO.: BUR920040075US1



In re application of:

Eric A. Foreman, et al.

Group Art Unit: Unknown

Serial No.: Not assigned yet 10/709,361

Examiner: Unknown

Filed: Concurrently herewith 04/29/2004

For: **METHOD AND SYSTEM FOR EVALUATING TIMING IN AN INTEGRATED CIRCUIT**

MAIL STOP PATENT APPLICATION

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

**INFORMATION DISCLOSURE STATEMENT
UNDER 37 C.F.R. 1.56**

Sir:

Under the provisions of 37 C.F.R. §§ 1.97 and 1.98, and pursuant to Applicants' duty of disclosure under 37 C.F.R. § 1.56, Applicants respectfully bring the documents listed on the attached Form PTO-1449 to the attention of the Examiner in charge of the above-identified application. A copy of the cited references is enclosed for the Examiner's convenience.

This citation does not constitute an admission that the cited references are relevant or material to the claims nor should it be construed as a representation that no other art than that identified exists. The references are merely cited as constituting related art of which the Applicants are aware.

DOCKET NO.: BUR920040075US1

It is respectfully requested that these documents be considered by the Examiner and formally made of record in this application. Applicants also respectfully request that an initialed copy of the Form PTO-1449 be returned along with the next Office Action to confirm that the cited references have been considered.

Respectfully submitted,


A handwritten signature in black ink, appearing to read 'Andrew M. Calderon', with a stylized, cursive script.

Andrew M. Calderon

Reg. No. 38,093

McGuireWoods LLP
1750 Tysons Boulevard, Suite 1800
McLean, VA 22102
(703)712-5000

\\COM\408722.1



FORM PTO-1449 (Modified)		ATTY. DOCKET NO. BUR920040075US1	SERIAL NO. Unassigned 10/709,361
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT		APPLICANT: Eric A. Foreman, et al.	
(Use several sheets if necessary)		FILING DATE: 04/29/04 Concurrently Herewith	GROUP: Unassigned

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

	Aseem Agarwal, et al., "Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations," ICCAD '03, November 11-13, 2003, pages 621-625.
	Hongliang Chang, et al., "Statistical Timing Analysis Considering Spatial Correlations Using a Single Pert-Like Traversal," ICCAD '03, November 11-13, 2003, pages 900-907.
	Michael Orshansky, et al., "Impact of Spatial Intrachip Gate Length Variability on the Performance of High-Speed Digital Circuits," IBEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 5, May 2002, pages 544-553.

EXAMINER	DATE CONSIDERED
----------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.